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1A New Type of Behaviour-Preserving Transition
Insertions in Unfolding Prefixes
Victor Khomenko
Abstract—In this paper, a new kind of behaviour-preserving
transition insertions in Petri nets is proposed, and a method
for computing the useful and valid transition insertions using a
complete unfolding prefix of the Petri net is developed. Moreover,
as several transformations often have to be applied one after
the other, the developed theory allows one to avoid (expensive)
re-unfolding after each transformation, and instead use local
modifications on the existing complete prefix to obtain a complete
prefix of the modified net.
Index Terms—Transition insertions, transformations, Petri
nets, Petri net unfoldings, STGs, asynchronous circuits.
I. INTRODUCTION
MANY design methods based on Petri nets modify theoriginal specification by behaviour-preserving insertion
of new transitions. For example, in the design flow for asynch-
ronous circuits based on Signal Transition Graphs (STGs) [1]–
[4] — a class of labelled Petri nets widely used for specifying
the behaviour of asynchronous control circuits — transition
insertions are used at two different stages: for resolving state
encoding conflicts and for logic decomposition of gates. In the
discussion below, though a particular motivating application
is envisaged, viz. synthesis of asynchronous circuits from
STG specifications, the developed techniques and algorithms
are not specific to this application domain and suitable for
generic Petri nets (e.g. one can envisage applications to action
refinement).
This paper focuses primarily on SB-preserving transfor-
mations, i.e. ones preserving safeness and behaviour (in the
sense that the original and the transformed STGs are weakly
bisimilar, provided that the newly inserted transitions are
considered silent) of the Petri net.
In previous work [5] several types of transition insertions
were introduced, and they turned out to be successful in
certain applications, e.g. for resolution of state encoding
conflicts [6]. However, for other applications, in particular for
logic decomposition of asynchronous circuits, those types of
transition insertions appear to be insufficient. In this paper,
the framework developed in [5] is extended with another type
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of transition insertions, called generalised transition insertions
(GTIs), and it is demonstrated how GTIs can be employed in
practical applications. In particular:
• It is shown how the validity of a GTI can be checked
using a complete unfolding prefix of the Petri net.
• As several insertions often have to be applied one after
the other, a theory that allows one to avoid (expensive)
re-unfolding the Petri net after each insertion, and instead
use local modifications on the existing complete prefix to
obtain a complete prefix of the modified net is developed.
This has an additional advantage, viz. the produced
prefix is similar to the original one, which is useful for
visualisation and allows one to transfer some information
(like encoding conflicts in asynchronous circuit design)
from the original prefix to the modified one, rather than
having to re-compute it from scratch.
• A method allowing one to avoid enumerating all GTIs
and compute only potentially useful ones is developed;
note that unlike the transition insertions proposed in [5],
whose number is relatively small, there are exponentially
many GTIs in the size of the Petri net, and so limiting
their number is very important in practice.
II. BASIC NOTIONS
In this section, basic definitions concerning Petri nets are
presented first, and then notions related to net unfoldings and
their canonical prefixes are recalled (see also [7]–[11]).
Petri nets
A net is a triple N
df
= (P, T, F ) such that P and T
are disjoint sets of respectively places and transitions, and
F ⊆ (P ×T )∪ (T ×P ) is a flow relation. A marking of N is
a multiset M of places, i.e. M : P → N = {0, 1, 2, . . .}.
The standard rules about drawing nets are adopted in this
paper, viz. places are represented as circles, transitions as
boxes, the flow relation by arcs, and markings are shown by
placing tokens within circles. As usual, •z
df
= {y | (y, z) ∈ F}
and z•
df
= {y | (z, y) ∈ F} denote the preset and postset of
z ∈ P ∪ T , and •Z
df
=
⋃
z∈Z
•z and Z•
df
=
⋃
z∈Z z
•, for all
Z ⊆ P ∪ T . It is assumed that •t 6= ∅, for every t ∈ T . N is
finite if P ∪ T is finite, and infinite otherwise.
A net system is a tuple Σ
df
= (PΣ, TΣ, FΣ,MΣ) where
(PΣ, TΣ, FΣ) is a finite net and MΣ is an initial marking. A
2transition t ∈ TΣ is enabled at a marking M , denoted M [t〉,
if, for every p ∈ •t, M(p) ≥ 1. Such a transition can be
executed or fired, leading to the marking M ′
df
=M − •t+ t•,
where ‘−’ and ‘+’ stand for the multiset difference and sum
respectively. This is denoted by M [t〉M ′. A finite or infinite
sequence σ = t1t2t3 . . . of transitions is an execution from a
marking M , denoted M [σ〉, if either σ is an empty sequence
or M [t1〉M
′ and σ′ = t2t3 . . . is an execution from M
′.
Moreover, σ is an execution of Σ if MΣ[σ〉.
The set of reachable markings of Σ is the smallest (w.r.t. ⊂)
set containing MΣ and such that if M is reachable and
M [t〉M ′ (for some t ∈ TΣ) then M
′ is reachable. A transition
is dead if no reachable marking enables it. A transition is
live if from every reachable marking M there is an execution
containing it. (Note that being live is a stronger property than
being non-dead.)
A net system Σ is k-bounded if, for every reachable marking
M and every place p ∈ PΣ,M(p) ≤ k, safe if it is 1-bounded,
and bounded if it is k-bounded for some k ∈ N. For a finite
Σ, the set of its reachable markings is finite iff it is bounded.
Branching processes and canonical prefixes
A finite and complete unfolding prefix of a Petri net Σ is a
finite acyclic net which implicitly represents all the reachable
states of Σ together with transitions enabled at those states.
Intuitively, it can be obtained through unfolding Σ, by succes-
sive firings of transitions, under the following assumptions:
(a) for each new firing a fresh transition (called an event) is
generated; (b) for each newly produced token a fresh place
(called a condition) is generated. The unfolding is infinite
whenever Σ has an infinite run; however, if Σ has finitely many
reachable states then the unfolding eventually starts to repeat
itself and can be truncated (by identifying a set Ecut of cut-
off events beyond which the prefix is not generated) without
loss of information, yielding a finite and complete prefix. Due
to its structural properties (such as acyclicity), the reachable
markings of Σ can be represented using configurations of any
of its complete prefixes. Intuitively, a configuration is a partial-
order execution, i.e. an execution where the order of firing of
some of the events (viz. concurrent ones) is not important.
Efficient algorithms exist for building finite and complete
prefixes [8], [9], which ensure that the number of non-cut-
off events in the resulting prefix never exceeds the number
of reachable states of Σ. In fact, complete prefixes are often
exponentially smaller than the corresponding state graphs,
especially for highly concurrent Petri nets, because they rep-
resent concurrency directly rather than by multidimensional
‘diamonds’ as it is done in state graphs. For example, if the
original Petri net consists of 100 transitions which can fire
once in parallel, the state graph will be a 100-dimensional
hypercube with 2100 vertices, whereas the complete prefix will
coincide with the net itself. The experimental results in [9]
demonstrate that high levels of compression can indeed be
achieved in practice.
Formally, two nodes (places or transitions), y and y′, of a
net N = (P, T, F ) are in conflict, denoted by y#y′, if there
are distinct transitions t, t′ ∈ T such that •t ∩ •t′ 6= ∅ and
(t, y) and (t′, y′) are in the reflexive transitive closure of the
flow relation F , denoted by . A node y is in self-conflict if
y#y.
An occurrence net is a net ON
df
= (B,E,G), where B
is the set of conditions (places) and E is the set of events
(transitions), satisfying the following: ON is acyclic (i.e.  is
a partial order); for every b ∈ B, |•b| ≤ 1; no node y ∈ B∪E
is in self-conflict; and there are finitely many y′ such that y′ ≺
y, where ≺ denotes the transitive closure of G.Min(ON ) will
denote the set of minimal (w.r.t. ≺) elements of B ∪ E. The
relation ≺ is the causality relation. Two nodes are concurrent,
denoted y ‖ y′, if neither y#y′ nor y  y′ nor y′  y.
A homomorphism from an occurrence net ON to a net
system Σ is a mapping h : B ∪ E → PΣ ∪ TΣ such
that: h(B) ⊆ PΣ and h(E) ⊆ TΣ (conditions are mapped
to places, and events to transitions); for all e ∈ E, the
restriction of h to •e is a bijection between •e and •h(e)
and the restriction of h to e• is a bijection between e• and
h(e)• (transition environments are preserved); the restriction
of h to Min(ON ) is a bijection between Min(ON ) and MΣ
(minimal conditions correspond to the initial marking); and
for all e, f ∈ E, if •e = •f and h(e) = h(f) then e = f
(there is no redundancy). A branching process of Σ is a tuple
πΣ
df
= (BpiΣ , EpiΣ , GpiΣ , hpiΣ ) such that (BpiΣ , EpiΣ , GpiΣ) is an
occurrence net and hpiΣ is a homomorphism from it to Σ. If a
node x ∈ BpiΣ ∪EpiΣ is such that hpiΣ (x) = y ∈ PΣ∪TΣ, then
x is often referred to as being y-labelled or as an instance of
y.
A branching process π′Σ = (Bpi′Σ , Epi′Σ , Gpi′Σ , hpi′Σ ) of Σ is a
prefix of πΣ, denoted π
′
Σ ⊑ πΣ, if (Bpi′Σ , Epi′Σ , Gpi′Σ) is a subnet
of (BpiΣ , EpiΣ , GpiΣ) containing all minimal elements and such
that: if e ∈ Epi′
Σ
and (b, e) ∈ GpiΣ or (e, b) ∈ GpiΣ then
b ∈ Bpi′
Σ
; if b ∈ Bpi′
Σ
and (e, b) ∈ GpiΣ then e ∈ Epi′Σ ; and hpi′Σ
is the restriction of hpiΣ to Bpi′Σ ∪Epi′Σ . For each Σ there exists
a unique (up to isomorphism) maximal (w.r.t. ⊑) branching
process Unf Σ, called the unfolding of Σ. To simplify the
notation, hΣ is used instead of hpiΣ ; this is justified since
hpiΣ (x) is the same in any branching process of Σ containing
x, in particular, one can always refer to Unf Σ.
An example of a safe net system and two of its branching
processes is shown in Fig. 1, where the homomorphism hΣ is
indicated by the labels of the nodes. The branching process in
Fig. 1(b) is a prefix of that in Fig. 1(c).
Configurations and cuts: A configuration of a branching
process πΣ is a finite set of events C ⊆ EpiΣ such that there
are no e, f ∈ C for which e#f , and for every e ∈ C, f ≺ e
implies f ∈ C. For every event e ∈ EpiΣ , the configuration
[e]Σ
df
= {f | f  e} is called the local configuration of e.
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p1 p2
p3 p4 p5
p6 p7
t1 t2 t3
t6 t7
t4 t5
(a)
p1 p2
e1 t1 e2 t2 e3 t3
p3 p4 p5
e4t4 e5t5
p6 p7 p6 p7
e6 t6 e7 t7 e8 t6 e9 t7
p1 p2 p1 p2
(b)
p1 p2
e1 t1 e2 t2 e3 t3
p3 p4 p5
e4t4 e5t5
p6 p7 p6 p7
e6 t6 e7 t7 e8 t6 e9 t7
p1 p2 p1 p2
e10 t1 e11 t2 e12 t3 e13 t1 e14 t2 e15 t3
p3 p4 p5 p3 p4 p5
e16t4 e17 t5 e18t4 e19 t5
p6 p7 p6 p7 p6 p7 p6 p7
(c)
Fig. 1. A net system (a) and two of its branching processes (b,c).
Moreover, for a set of events E′, C ⊕E′ denotes that C ∪E′
is a configuration and C ∩ E′ = ∅. Such a set is a suffix of
C, and the configuration C ⊕ E′ is an extension of C. For
singleton suffices, C ⊕ e is used instead of C ⊕ {e}. For a
transition t ∈ TΣ and a configuration C of πΣ, #tC denotes
the number of instances of t in C.
A set of events E′ is downward-closed if all causal pre-
decessors of the events in E′ also belong to E′. Such a
set induces a unique branching process πΣ whose events
are exactly the events in E′, and whose conditions are the
conditions incident to the events in E′ together with the
causally minimal conditions.
A set of conditions B′ such that for all distinct b, b′ ∈ B′,
b ‖ b′, is called a co-set. A cut is a maximal (w.r.t. ⊂) co-set.
Every marking reachable from Min(ON ) is a cut. If C is a
configuration of πΣ then the set
CutΣ(C)
df
=
(
Min(ON ) ∪ C•
)
\ •C
is a cut; moreover, the multiset of places MrkΣ(C)
df
=
hΣ (CutΣ(C)) is a reachable marking of Σ, called the final
marking of C, and MrkpΣ(C) denotes the number of tokens
MrkΣ(C) puts on a place p. A marking M of Σ is repre-
sented in πΣ if there is a configuration C of πΣ such that
M = MrkΣ(C). Every marking represented in πΣ is reachable
in the original net system Σ, and every reachable marking of
Σ is represented in Unf Σ.
Note that the notations [·]Σ, CutΣ(·) and MrkΣ(·) differ
from the conventional ones by the presence of subscripts.
This is useful in the envisaged settings since the existing
unfolding prefix is modified when the original Petri net is
modified, i.e. the same event e may belong to the prefixes of
two different Petri nets, viz. the original and modified ones,
and the subscript is needed to distinguish between them. That
Σ rather than πΣ is used as the subscripts is justified in the
view of the fact that the denoted objects are the same in any
branching process of Σ containing the necessary events; in
particular, one can always refer to Unf Σ.
Cutting context: There exist different methods of truncating
Petri net unfoldings. The differences are related to the kind of
information about the original unfolding one wants to preserve
in the prefix, as well as to the choice between using either only
local configurations (which can improve the running time of an
algorithm), or all configurations (which can result in a smaller
prefix) for truncating the prefix.
In order to cope with different variants of the technique for
truncating unfoldings, the abstract parametric model developed
in [10] will be used. The main idea behind it is to speak about
configurations of Unf Σ rather than reachable markings of Σ.
In this model, the first parameter determines the information
one intends to preserve in the prefix (in the standard case, this
is the set of reachable markings). Formally, this information
corresponds to the equivalence classes of some equivalence
relation ≈ on the configurations of Unf Σ. The other parame-
ters are more technical: they specify the circumstances under
which an event can be designated as a cut-off event.
Definition 1 (Cutting context). A triple
Θ
df
=
(
≈ , ⊳ ,
{
Ce
}
e∈EUnfΣ
)
is a cutting context if:
1) ≈ is an equivalence relation on the configurations of
Unf Σ.
2) ⊳, called an adequate order, is a strict well-founded
partial order on the configurations of Unf Σ refining ⊂,
i.e. C ′ ⊂ C ′′ implies C ′ ⊳ C ′′.
3) ≈ and ⊳ are preserved by finite extensions, i.e. for every
pair of configurations C ′ ≈ C ′′, and for every finite suffix
E′′ of C ′′, there exists a finite suffix E′ of C ′ such that
a) C ′ ⊕ E′ ≈ C ′′ ⊕ E′′, and
b) if C ′ ⊳ C ′′ then C ′ ⊕ E′ ⊳ C ′′ ⊕ E′′.
44) For each event e of Unf Σ, Ce is a set of configurations
of Unf Σ. ♦
The main idea behind the adequate order is to specify which
configurations will be preserved in the complete prefix; it turns
out that all ⊳-minimal configurations in each equivalence class
of ≈ will be preserved. The last parameter is needed to specify
for each event e of Unf Σ the set of configurations Ce which
can be used as the corresponding configurations to declare e a
cut-off event. For example, Ce may contain all configurations
of Unf Σ, or, as usually the case in practice, only the local
ones.
For convenience, the domain of ⊳ is extended to the events
of Unf Σ as follows: e ⊳ f iff [e]Σ ⊳ [f ]Σ. Clearly, ⊳ is a
well-founded partial order on the set of events. Hence, one can
use Noetherian induction (see [12]) for definitions and proofs,
i.e. it suffices to define or prove something for an event under
the assumption that it has already been defined or proven for
all its ⊳-predecessors.
In this paper it is assumed that the first component of the
cutting context is the equivalence of final markings, defined
as C ′ ≈mar C
′′ iff MrkΣ(C
′) = MrkΣ(C
′′). The first time
the unfolding prefix is built, some fixed cutting context, e.g.
the cutting context
ΘERV
df
=
(
≈mar , ⊳erv ,
{
Ce
}
e∈EUnfΣ
)
corresponding to the framework proposed by Esparza, Ro¨mer
and Vogler in [8], can be used. Here ⊳erv the total ad-
equate order for safe Petri nets proposed in [8] and, for
each e ∈ EUnf
Σ
, Ce comprises the local configurations of
Unf Σ. However, as transformations are applied to Σ and then
mirrored in the corresponding unfolding prefix, all components
of the cutting context will change (the equivalence relation also
changes, albeit for the trivial reason that the modified net has
additional places).
Completeness of branching processes: The following def-
inition introduces the notion of completeness of a branching
process.
Definition 2 (Completeness). A branching process πΣ is
complete w.r.t. a set Ecut of its events if the following hold:
1) If C is a configuration of Unf Σ then there is a configu-
ration C ′ of πΣ such that C
′ ∩ Ecut = ∅ and C ≈ C
′.
2) If C is a configuration of πΣ such that C∩Ecut = ∅, and
e is an event of Unf Σ such that C⊕ e is a configuration
of Unf Σ, then C ⊕ e is a configuration of πΣ.
A branching process πΣ is complete if it is complete w.r.t.
some set Ecut . ♦
Note that πΣ remains complete after removing all causal
successors of the events in Ecut , and so, w.l.o.g., one can
assume that Ecut contains only causally maximal events of πΣ.
Note also that this definition depends only on the equivalence
≈, and not on the other components of the cutting context.
Canonical prefix: Now one can define static cut-off events,
without reference to any unfolding algorithm (hence the term
‘static’), together with feasible events, which are precisely
those events whose causal predecessors are not cut-off events,
and as such must be included in the prefix determined by the
static cut-off events.
Definition 3 (Feasible and cut-off events). The set of feasible
events, denoted by fsbleΘ, and the set of static cut-off events,
denoted by cutΘ, are two sets of events of Unf Σ defined
inductively, in the following way:
1) An event e is feasible if ([e]Σ \ {e}) ∩ cutΘ = ∅.
2) An event e is a static cut-off if it is feasible, and there is a
configuration C ∈ Ce such that C ⊆ fsbleΘ \ cutΘ, C ≈
[e]Σ, and C⊳[e]Σ. In what follows, any C satisfying these
conditions will be called a corresponding configuration
of e. ♦
The sets fsbleΘ and cutΘ are well-defined sets due to
Noetherian induction [10].
Once the feasible events have been defined, the notion of
the canonical prefix arises quite naturally, after observing that
fsbleΘ is a downward-closed set of events.
Definition 4 (Canonical prefix). The branching process Pref ΘΣ
induced by the set of events fsbleΘ is called the canonical
prefix of Unf Σ. ♦
Note that Pref ΘΣ is uniquely determined by the cutting con-
text Θ, hence the term ‘canonical’.
Several fundamental properties of Pref ΘΣ are proven in [10].
In particular, Pref ΘΣ is always complete w.r.t. Ecut = cutΘ,
and it is finite if ≈ has finitely many equivalence classes (in
the case of ≈mar the equivalence classes correspond to the
reachable markings, i.e. this condition is equivalent to the
boundedness of the Petri net) and, for each e ∈ EUnf
Σ
, Ce
contains all the local configurations of Unf Σ. Moreover, most
unfolding algorithms proposed in literature, in particular those
in [8], [9], build this canonical prefix.
III. MOTIVATING APPLICATION: SYNTHESIS OF
ASYNCHRONOUS CIRCUITS FROM STGS
Asynchronous circuits (ACs) are circuits without clocks.
This is a promising type of digital circuits, as they often have
lower power consumption and electro-magnetic emission, no
problems with clock skew and related subtle issues, and are
fundamentally more tolerant of voltage, temperature and man-
ufacturing process variations. The International Technology
Roadmap for Semiconductors report on Design [13] predicts
that 22% of the designs will be driven by handshake clocking
(i.e. asynchronous) in 2013, and this percentage will raise up
to 40% in 2020.
Though the listed advantages look rather attractive in the
view of the current and anticipated microelectronics design
challenges, correct and efficient ACs are notoriously difficult
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to synthesise, and so formal methods are essential in their
design. This section focuses on an important subclass of ACs,
called speed-independent (SI) circuits; this model follows the
classical Muller’s approach [14] and regards each gate as an
atomic evaluator of a Boolean function, with a delay element
associated with its output. In the SI framework this delay
is unbounded, i.e. the circuit must work correctly regardless
of its gates’ delays, and the wires are assumed to have
negligible delays (or, alternatively, wire forks are assumed to
be isochronic — in such a case the circuit is often referred
to as quasi-delay-insensitive (QDI); for the purposes of this
paper, these two models are indistinguishable).
This application domain is introduced by means of the often
used example of a simplified VME bus controller shown in
Fig. 2 (see also [2, Chapter 2]). Its interface is shown in part
(a) of the figure, and the specification of its desired behaviour
is given by the STG in part (b) of the figure.
An STG is a labelled Petri nets with labels being of a partic-
ular kind. The idea is to associate a set of Boolean variables,
referred to as signals, with a Petri net to represent the state
of the actual digital signals (i.e. wires within a circuit). The
Petri net’s transitions are then labelled to represent changes in
the state of these signals; a transition label either has the form
a+ to indicate a signal a goes from 0 to 1, or a− to indicate
the signal goes from 1 to 0. Thus, the underlying Petri net
specifies the causal relationship between signal changes and
is intended to capture the behaviour of a system. Clearly, for
an STG to correctly represent a circuit one has to ensure that
the labels a+ and a− are correctly alternated between for each
signal a (the so called consistency condition [2]).
The following short-hand notation is used to draw STGs: the
transitions are simply represented by their labels, and places
with only one input and one output transition are contracted
(if a contracted place contained a token, it is drawn directly
on the resulting arc).
The signals of an STG are partitioned into input, output and
internal signals; the output and internal signals are collectively
referred to as local signals. The inputs are controlled by the
environment of the system, and the outputs are controlled
by the system itself and are observable by the environment
(e.g. they can be inputs of other systems). Internal signals
represent some auxiliary activity needed to produce outputs;
like outputs, they are controlled by the system, but they are
not observable by the environment.
Intuitively, an STG represents a contract between the system
and its environment, and is interpreted in the following way. If
an input signal transition is enabled, then the environment is
allowed (but is not obliged) to send this input, and vice versa,
the environment is not allowed to send inputs which are not
enabled. If a local transition is enabled then the system is
obliged eventually to produce this signal (or it is eventually
disabled by another transition), and vice versa, it is not allowed
to produce local signals which are not enabled. That is, an
STG specifies the behaviour of a system in the sense that the
system must provide all and only the specified local signals,
and that it must allow at least the specified inputs (in fact, it
could optionally allow more inputs, which means that it could
work in a more demanding environment).
The STG in Fig. 2(b) cannot be directly implemented as a
circuit because of a so called Complete State Coding (CSC)
conflict. Consider the state graph of this STG shown in part
(c) of the figure. It has two reachable states which have the
same values of all the signals but are semantically different:
in one of those states the circuit has to raise signal d, whereas
in the other one it has to lower signal lds . Since the actual
circuit cannot ‘see’ the marking of the STG, but only the
values of the signals, it cannot distinguish between these two
states, and so cannot know what to do next. In practice, CSC
conflicts are resolved by augmenting the specification with
new signals and inserting their transitions at the appropriate
positions in the STG. Fig. 2(d) shows how two transitions
csc+ and csc− of a new internal signal csc can be added
to the STG to resolve the CSC conflict. One can see that
the values of this signal at the states which were formerly in
CSC conflict are different, and so the circuit will be able to
distinguish between these states by looking at the value of
csc. Intuitively, adding a signal introduces additional memory
into the system, which helps it to trace the current state. Note
that inserting the two new transitions has to be done in a way
that preserves the observable behaviour of the system; hence
at this stage of design flow the theory of behaviour-preserving
transition insertions has to be applied.
Once the CSC conflicts have been resolved, the so called
complex-gate implementation of the STG can be automatically
synthesised; for the STG in Fig. 2(d) it is shown in Fig. 2(e).
The produced circuit is SI under the atomic gate assumption.
Unfortunately, the complexity of individual complex-gates can
be high, and a particular gate may not be present in the library
of available gates. For example, if the gate library contains
only one- and two-input gates, the problem of decomposing
the complex-gate implementing csc in Fig. 2(e) into smaller
gates arises.
It should be noted that logic decomposition of ACs is con-
siderably more complicated than the corresponding problem
in synchronous circuits. In the traditional synchronous case
the problem can be formulated on a multi-level combinational
Boolean network, which should be mapped to a given gate
library by applying the conventional Boolean methods (in
particular, algebraic or Boolean division). During this process,
the existing algorithms try to minimise some cost function that
takes into account the estimated area and/or delay (sometimes
other metrics such as power consumption are also used).
When moving to ACs, several levels of complexity are
added to the described setup. First of all, the problem can
no longer be formulated as a combinational optimisation, and
one has to deal with a sequential circuit. Second, it is no
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inputs: dsr , ldtack outputs: d, dtack , lds internal: csc,map, x
Fig. 2. VME bus controller (read cycle): interface (a), the STG specification (b), the state graph showing an encoding conflict (c), the STG with an additional
internal signal csc resolving the encoding conflict (d), a complex-gate implementation (e), a naı¨ve logic decomposition exhibiting hazards (f), a correct logic
decomposition with multiway acknowledgement (g), the corresponding STG with new internal signal map (h).
longer possible to break up a complex-gate into several smaller
ones, together computing the same function, as a composition
of several gates can no longer be regarded as atomic and
hazards can easily be introduced in this way. (Note that in
synchronous circuits such hazards also occur, but are filtered
out by the clock.) In fact, some STGs which are implementable
by complex-gates may be not implementable in an SI way in
some fixed gate library (e.g. one comprising only one- and
two-input gates).
In this example, it turns out that the naı¨ve logic decompo-
sition shown in Fig. 2(f) is not SI (even though it would be
acceptable in the synchronous framework). Indeed, consider
the following sequence of events:
0© dsr+ csc+ lds+ ldtack+ d+ dtack+ dsr−
csc− 1© d− dtack− dsr+ 2© csc+ d+
At the initial state marked 0©, x = 1 and all the other
signals are 0. At the state marked 1©, x− becomes enabled.
Since an SI circuit should work regardless of the gate delays,
one has to allow that the gates implementing x and lds may
be relatively slow, and so the rest of the shown sequence is
feasible. When the state marked 2© is reached, csc+ becomes
enabled — something not expected in the STG in Fig. 2(d).
Though csc is an internal signal which is not observable
by the environment, this malfunction can propagate to an
observable output by producing an unexpected d+. Note that
the difference between the complex-gate implementation in
Fig. 2(e) and this hazardous implementation is that in the latter
one has to allow the gate implementing x to have an arbitrary
delay, while in the former it is ‘inside’ a complex-gate which
is assumed to be atomic (and thus have no internal delays).
A correct decomposition into two-input gates is shown in
Fig. 2(g). Note that in contrast to the described hazardous
solution, the new internal signal map is acknowledged by two
gates (see [15], [16] for the concept of acknowledgement).
This illustrates the concept of multiway acknowledgement,
when different transitions of a signal can be acknowledged by
different gates; e.g. in this example map+ is acknowledged
by csc+ and map− by d− (as opposed to the simple case
of local acknowledgement, where the newly inserted signal
is acknowledged only by the gate being decomposed; unlike
the synchronous case, where the local acknowledgement is
sufficient for decomposition, and the multiway one is used
only for optimisation purposes, in the asynchronous case it
is quite common that a complex-gate is not decomposable
using local acknowledgements only, but is decomposable using
multiway ones).
This transformation is rather not obvious on the circuit level
(as the behaviour of the environment cannot be deduced from
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the circuit representation); the corresponding STG shown in
Fig. 2(g) is much clearer. It was obtained by augmenting the
STG with a new signal map and inserting its transitions map+
and map− into the STG in such a way that the implementation
of map would be [map] = ldtack ∨ csc. Again, the insertion
of new transitions has to be performed in a way that preserves
the observable behaviour of the system; hence at this stage
of design flow the theory of behaviour-preserving transition
insertions has to be applied.
IV. PREVIOUS WORK
In this section the transition insertions presented in [5] are
briefly described. The theory developed in [5] allows one to
check the validity of such transformations using the canonical
unfolding prefix, and to avoid re-unfolding the modified Petri
net and instead use local modifications on the existing prefix
to obtain the canonical prefix of the modified net.
Sequential pre-insertion
A sequential pre-insertion is essentially a generalised transi-
tion splitting, and is defined as follows. Given a transition t and
a set of places S ⊆ •t, the sequential pre-insertion S ≀ t is the
transformation inserting a new transition u (with an additional
place) ‘splitting off’ the places in S from t. The picture below
illustrates the sequential pre-insertion {p1, p2} ≀ t.
p1
p2
p3
t
q1
q2
q3
⇒
p1
p2
p3
u p
t
q1
q2
q3
If S = •t then the notation ≀t is used instead of S ≀ t.
Sequential pre-insertions always preserve safeness and tra-
ces (i.e. firing sequences with the newly inserted transition
removed). However, in general, the behaviour is not preserved,
and so a sequential pre-insertion is not guaranteed to be SB-
preserving (in fact, it can introduce deadlocks). Given an
unfolding prefix, it is quite easy to check whether a pre-
insertion is SB-preserving [5].
Sequential post-insertion
Similarly to sequential pre-insertion, sequential post-inserti-
on is also a generalisation of transition splitting, and is defined
as follows. Given a transition t and a set of places S ⊆ t•, the
sequential post-insertion t ≀S is the transformation inserting a
new transition u (with an additional place) ‘splitting off’ the
places in S from t. The picture below illustrates the sequential
post-insertion t ≀ {q1, q2}.
p1
p2
p3
t
q1
q2
q3
⇒
p1
p2
p3
t
p u
q1
q2
q3
If S = t• then the notation t≀ is used instead of t ≀ S.
Sequential post-insertions are always SB-preserving.
Concurrent insertion
Concurrent transition insertion can be advantageous for
performance, since the inserted transition can fire in parallel
with the existing ones. It is defined as follows. Given two
distinct transitions, t′ and t′′, and an n ∈ {0, 1}, the concur-
rent insertion t′n|−→t′′ is the transformation inserting a new
transition u (with a couple of additional places) between t′
and t′′, and putting n tokens in the place in its preset. The
notation t′ |−→t′′ will be used instead of t′0|−→t′′ and t′•|−→t′′
instead of t′1|−→t′′. The picture below illustrates the concurrent
insertion t1
•|−→t3 (note that the token in p is needed to prevent
a deadlock).
t1 t2 t3 ⇒ t1 t2 t3
p u q
In general, concurrent insertions preserve neither safeness
nor behaviour. In [5], an efficient test whether a concurrent
insertion is SB-preserving, working on an unfolding prefix,
has been developed.
Equivalent transformations
It can happen that a sequential post-insertion t ≀ S yields
essentially the same net as a sequential pre-insertion S′ ≀ t′,
where t ∈ ••t′; in particular, this happens if S ∪S′ ⊆ t• ∩ •t′
and |•p| = |p•| = 1 for all p ∈ S ∪ S′. In such a case there
is no reason to distinguish between these two transformations,
e.g. one can convert a post-insertion into an equivalent pre-
insertion whenever possible. Moreover, since post-insertions
are always SB-preserving, there is no need to check the
validity of the resulting transformation.
Commutative transformations
A pair of transformations commute if the result of their ap-
plication does not depend on the order they are applied. (Note
that a transformation can become ill-defined after applying
another transformation, e.g. t ≀ {p, q} becomes ill-defined after
applying t ≀ {p}.) One can observe that:
• a concurrent insertion always commutes with any other
transition insertion;
• a sequential pre-insertion and a sequential post-insertion
always commute;
• two sequential pre-insertions S ≀ t and S′ ≀ t′ commute iff
t 6= t′ or S ∩ S′ = ∅;
• two sequential post-insertions t ≀ S and t′ ≀ S′ commute
iff t 6= t′ or S ∩ S′ = ∅.
8It is important to note that an SB-preserving transition
insertion remains SB-preserving if another commuting SB-
preserving transition insertion is applied first. Hence, trans-
formations whose validity has been checked can be cached,
and after some transformation has been applied, the non-
commuting transformations are removed from the cache and
the new transformations that became possible in the modified
STG are computed, checked for validity and added to the
cache.
A composite transition insertion is a transformation defined
as the composition of several pairwise commutative transition
insertions. Clearly, if a composite transition insertion consists
of SB-preserving transition insertions then it is SB-preserving,
i.e. one can freely combine SB-preserving transition insertions,
as long as they are pairwise commutative.
This property is useful for signal insertions in STGs: typ-
ically, several transitions of a new internal signal have to be
inserted in order to preserve the consistency of the STG. For
example, in Fig. 2(b) a composite transformation comprising
two commuting SB-preserving insertions (adding the new tran-
sitions csc+ and csc−) has been applied to resolve encoding
conflicts, yielding the STG in part (d) of the figure, and then
another composite transformation comprising two commuting
SB-preserving insertions (adding the new transitions map+
and map−) has been applied for logic decomposition, yielding
the STG in part (h) of the figure.
Motivation for introducing another type of transition insertions
The above transformations turn out to be very useful for
certain applications, e.g. resolution of encoding conflicts [6].
However, they appear insufficient for some other applications,
in particular the following problem with using them for logic
decomposition arises. The STG in Fig. 3 is complex-gate
implementable, and the implementation for signal prbar is
[prbar ] = (csc2 ∧ req)∨wsldin ∨csc1 . Suppose this Boolean
expression cannot be mapped to any gate in the library, and so
has to be decomposed. One of the promising decompositions
is to implement the sub-expression (csc2 ∧ req) ∨ csc1 as
an additional internal signal map. The two dashed lines in
Fig. 3 show where this sub-expression changes its value, and
so the transitions of map should be inserted at these positions.
At one of these positions the sequential pre-insertion ≀prbar+
suffices, but at the other position the newly inserted transition
has to wait for both req− and csc1−. In particular, the
transformations shown in dotted lines would be very useful due
to the local acknowledgement by prbar , i.e. the signal being
decomposed, which means that the implementations of the
other signals are not disturbed by this insertion. Unfortunately,
this transformation does not correspond to any of the insertion
types considered above.
Generally, one can make the following intuitive argument
that the insertion types considered above are insufficient for
logic decomposition. Suppose the sizes of presets and postsets
inputs: done, precharged , req ,wenin,wsldin
outputs: ack , prbar ,wen,wsen,wsld
internal: csc1 , csc2 ,map
Fig. 3. The imec-sbuf-ram-write STG with resolved encoding conf-
licts. The dashed lines mark the positions where the value of (csc2 ∧ req)∨
csc1 changes, and a possible way of inserting the transitions of a new signal
map with the implementation [map] = (csc2 ∧ req) ∨ csc1 is shown.
of transitions in the STG are bounded by a constant (which is
a reasonable assumption in practice). Then the total number of
sequential pre- and post-insertions is linear in the number of
transitions in the STG (as due to the assumption there is just
a constant number of such insertions for each transition), and
the number of concurrent insertions is quadratic (as for any
ordered pair of distinct transitions t′, t′′ there are only two
possible concurrent insertions, t′ |−→t′′ and t′•|−→t′′). On the
other hand, Boolean functions can have exponentially many
sub-expressions, and so they are likely to change their value in
exponentially many positions in the STG. Hence in most cases
one will not be able to find a set of transition insertions of the
listed types which would cater for a particular sub-expression.
Therefore, a new type of transition insertions is required, for
which exponential in the size of the STG number of insertions
is possible.
V. GENERALISED TRANSITION INSERTIONS
Before introducing a new type of transition insertions, a
few auxiliary notions are required. The idea of the following
definition comes from [17], though the details are different.
Definition 5 (Lock relation). Two distinct transitions t′ and
t′′ of a Petri net are in the lock relation, denoted t′ t′′, if in
any execution of the Petri net:
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• the occurrences of t′ and t′′ alternate; and
• the first occurrence of t′ precedes the first occurrence
of t′′. ♦
It turns out that given a canonical unfolding prefix, the lock
relation can be conservatively approximated.
Definition 6 (Approximated lock relation ˜). Let t′ and t′′ be
two distinct transitions of a safe Petri net Σ, and Tokens(C)
df
=
#t′C−#t′′C for any configuration C of Unf Σ. Then for the
given canonical prefix Pref ΘΣ , the relation ˜ is defined as
follows: t′ ˜ t′′ iff
1) Tokens([e]Σ) = 1 for each t
′-labelled event e of the
prefix; and
2) Tokens([e]Σ) = 0 for each t
′′-labelled event e of the
prefix; and
3) Tokens([e]Σ) = Tokens(C
e) for each cut-off event e of
the prefix with the corresponding configuration Ce.1 ♦
Proposition 7 (Conservativeness of ˜). For any distinct
transitions t′ and t′′ of a safe Petri net Σ, t′ ˜ t′′ implies
t′ t′′.
Proof:
Claim 1: There are no two concurrent events e′, e′′ in Unf Σ
such that hΣ (e
′) = hΣ (e
′′).
Follows from the safeness of Σ.
Claim 2: If t′ ˜ t′′ then there are no two concurrent events
et′ , et′′ in the prefix such that hΣ (et′) = t
′ and hΣ (et′′) = t
′′.
For the sake of contradiction, suppose t′ ˜ t′′ and there are
two concurrent events et′ , et′′ in the prefix such that hΣ (et′) =
t′ and hΣ (et′′) = t
′′. Let C
df
= [et′ ]Σ ∩ [et′′ ]Σ. Since et′ ‖ et′′ ,
any event in [et′ ]Σ \C is concurrent to any event in [et′′ ]Σ \C.
Hence, due to Claim 1, there are no instances of t′′ in [et′ ]Σ\C
and there are no instances of t′ in [et′′ ]Σ \ C. Therefore,
Tokens([et′ ]Σ) = Tokens(C)+#t′([et′ ]Σ\C) > Tokens(C)
and
Tokens([et′′ ]Σ) = Tokens(C)−#t′′([et′′ ]Σ\C) < Tokens(C),
i.e.
Tokens([et′ ]Σ) > Tokens(C) > Tokens([et′′ ]Σ),
and so
Tokens([et′ ]Σ) ≥ Tokens([et′′ ]Σ) + 2.
Hence Tokens([et′ ]Σ) 6= 1 or Tokens([et′′ ]Σ) 6= 0, contradic-
ting t′ ˜ t′′.
Claim 3: t′ t′′ iff Tokens(C) ∈ {0, 1} for each configura-
tion C of the unfolding.
Trivial.
Any configuration C violating the condition Tokens(C) ∈
{0, 1} will be called bad. To the contrary, suppose that t′ ˜ t′′
but t′ 6 t′′. Then by Claim 3 there is a bad configuration Ĉ⊕ ê
1In general, a cut-off event e can have multiple corresponding configura-
tions, but only one (any) of them is stored with e when the prefix is built.
(perhaps, containing cut-off and post-cut-off events) such that
hΣ (e) ∈ {t
′, t′′}. Since the prefix satisfies Def. 6(3), it remains
canonical w.r.t. the cutting context where ≈mar is replaced by
the following equivalence relation ≈:
C1 ≈ C2 iff C1 ≈mar C2 ∧ Tokens(C1) = Tokens(C2).
Thus, due to the completeness of the prefix, any minimal w.r.t.
⊳ configuration C such that C ≈ Ĉ is in the prefix and
contains no cut-off events (such a minimal configuration exists
due to well-foundedness of ⊳), and there is an event e in the
prefix such that hΣ (e) = hΣ (ê) ∈ {t
′, t′′} and C ⊕ e is a bad
configuration (e may be a cut-off event).
Since all the events in C \ [e]Σ are concurrent to e, by
Claims 1 and 2 there are no instances of t′ and t′′ in
C \ [e]Σ, i.e. Tokens([e]Σ) = Tokens(C ⊕ e), i.e. [e]Σ is
a bad configuration. Since all the events of [e]Σ are in the
prefix (e can be a cut-off event) and [e]Σ is bad, Def. 6(1)
(if hΣ (e) = t
′) or Def. 6(2) (if hΣ (e) = t
′′) is violated,
contradicting t′ ˜ t′′.
Note that the inverse of this property is, in general, not
true, i.e. it can happen that t′ t′′ but t′ ˜6 t′′. However, this
is conservative, and the result below shows that in practically
important cases  and ˜ coincide.
Proposition 8 (Exactness of ˜ in the live case). For any
distinct transitions t′ and t′′ of a safe Petri net Σ such that at
least one of them is live, t′ ˜ t′′ iff t′ t′′.
Proof:
Claim 1: If t′ or t′′ is live and C ′ and C ′′ are configurations of
Unf Σ such that C
′ ≈mar C
′′ and Tokens(C ′) 6= Tokens(C ′′)
then t′ 6 t′′.
Since C ′ ≈mar C
′′ and due to the liveness of t′ or
t′′, there are finite suffixes E′ of C ′ and E′′ of C ′′ such
that hΣ (E
′) = hΣ (E
′′) and both E′ and E′′ contain ex-
actly one event with the label in {t′, t′′}. Hence, due to
Tokens(C ′) 6= Tokens(C ′′), either Tokens(C ′⊕E′) /∈ {0, 1}
or Tokens(C ′′ ⊕ E′′) /∈ {0, 1}, and so t′ 6 t′′ by Claim 3 in
the proof of Prop. 7.
In the view of Prop. 7, it remains to show that if t′ or t′′ is
live then t′ t′′ implies t′ ˜ t′′, i.e. if t′ ˜6 t′′ then t′ 6 t′′.
If Def. 6(1) or Def. 6(2) does not hold then t′ 6 t′′ by
Claim 3 in the proof of Prop. 7. Suppose Def. 6(3) does
not hold. Then the prefix contains a cut-off event e with the
corresponding configuration Ce such that Tokens([e]Σ) 6=
Tokens(Ce), i.e. [e]Σ and C
e satisfy the conditions of
Claim 1, and so t′ 6 t′′.
The central notion of this paper, viz. generalised transition
insertions, is now introduced (cf. Fig. 4).
Definition 9 (Generalised transition insertion). Let Σ =
(PΣ, TΣ, FΣ,MΣ) be a Petri net and S,D ⊆ TΣ be two dis-
joint non-empty sets of transitions called respectively sources
and destinations, such that for every source s ∈ S either s d
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Fig. 4. Generalised transition insertion: the added nodes and arcs are shown
in dotted lines; some of the places in •u can be initially marked, depending
on the lock relation between the transitions in S and D.
for all d ∈ D (in which case s is called unmarked) or d s
for all d ∈ D (in which case s is called marked). Then the
generalised transition insertion (GTI) S֌|։D is the trans-
formation yielding the Petri net Σu = (PΣu , TΣu , FΣu ,MΣu),
where
• PΣu
df
= PΣ ∪ {ps | s ∈ S} ∪ {pd | d ∈ D}, where ps and
pd are new places;
• TΣu
df
= TΣ ∪ {u}, where u is a new transition;
• FΣu
df
= FΣ ∪ {(s, ps) | s ∈ S} ∪ {(ps, u) | s ∈ S} ∪
{(u, pd) | d ∈ D} ∪ {(pd, d) | d ∈ D};
• MΣu =MΣ ∪ {ps | s ∈ S and s is marked}.
A GTI is called conservative if the relation ˜ is used instead
of  in this definition.2 ♦
Note that since by Prop. 7 ˜ is a stricter relation than ,
conservative GTIs form a subset of all GTIs.
Proposition 10 (Validity of GTIs). Generalised transition
insertions are SB-preserving.
Proof:
Claim 1: Let Σ be a Petri net, a and b be two of its transitions,
and a
©
−→ b and a
⊙
−→ b be place insertions in Σ that
add a new place p (which is initially marked for the latter
transformation) and the arcs (a, p) and (p, b). Then for any
distinct transitions t′ and t′′ of Σ, if t′ t′′ then the place
insertions t′
©
−→ t′′ and t′′
⊙
−→ t′ are SB-preserving.
Trivial.
Let S֌|։D be a GTI changing a Petri net Σ into Σu.
Consider the auxiliary Petri net Σ′ which is obtained from Σ
by applying several place insertions as follows. For each s ∈ S
and d ∈ D, if s d then the place insertion s
©
−→ d is applied,
and if d s then the place insertion s
⊙
−→ d is applied (note
that either s d or d s always holds due to Def. 9). Due to
Claim 1, all these place insertions are SB-preserving, and so
Σ′ is safe and bisimilar with Σ. Now, one can observe that
2Note that whether a GTI is conservative or not depends on a particular
complete prefix for which ˜ was computed; however, in the settings of this
paper this prefix is fixed, and so there is no need to further complicate the
notation by parameterising the notion of conservativeness with a prefix.
Σ′ can be obtained from Σu by a type-I secure contraction of
the inserted transition u — a transformation defined in [18,
Sect. 3]. Hence, according to [18, Th. 3.5(1)] Σ′ and Σu are
weakly bisimilar (with u considered a silent transition), and
so Σ and Σu are also bisimilar. The safeness of Σu follows
from the safeness of Σ′ due to [18, Lem. 3.3(3)].
VI. GTIS IN THE PREFIX
This section explains how to perform a GTI by locally
modifying the existing prefix of the original net, avoiding
thus re-unfolding. The following algorithm, given a canonical
prefix and a conservative GTI (the conservativeness of which
refers to the approximated lock relation ˜ computed on
this prefix), builds a canonical (w.r.t. some different cutting
context) prefix of the modified net.
Algorithm 11 (GTI in the prefix).
1 For each marked source s ∈ S create a new initial ps-
labelled condition cinitps .
2 For each instance es of each source transition s ∈ S create
a new ps-labelled condition cps and an arc (es, cps).
3 For each co-set X containing no post-cut-off conditions and
such that hΣ (X) = {ps | s ∈ S}:
a. create an instance eu of the new transition u;
b. for all x ∈ X , create the arcs (x, eu);
c. for each transition d ∈ D:
i) create a new instance cpd of place pd and the arc
(eu, cpd);
ii) for each instance ed of d such that [
•X] ⊂ [ed]Σ
and [ed]Σ \ [
•X]Σ does not contain instances of d
other than ed, create an arc (cpd , ed).
4 For each cut-off event e with a corresponding configuration
Ce, change the corresponding configuration to ϕ(Ce). ♦
As was already mentioned, the prefix built by this algorithm
is not canonical w.r.t. the cutting context
Θ =
(
≈mar , ⊳ ,
{
Ce
}
e∈EUnfΣ
)
used to obtain the original prefix. Hence, a different cutting
context is defined below:
Θu =
(
≈umar , ⊳
u ,
{
Cue
}
e∈EUnf
Σu
)
,
w.r.t. which the resulting prefixes turns out to be canonical.
To define Θu formally, some auxiliary results are required.
The proposition below explains the natural correspondence
between the configurations of Unf Σ and Unf Σu , assuming
that Σu is obtained from Σ by applying a GTI. It turns out
that any configuration Cu of Unf Σu corresponds to the unique
configuration ψ(Cu) of Unf Σ, and any configuration C of
Unf Σ corresponds to at most two configurations of Unf Σu ,
denoted ϕ(C) and ϕ(C), such that the latter is an extension
of the former by a single u-labelled event.
Proposition 12 (Correspondence between configurations of
Unf Σ and Unf Σu ). Let Σ
u is obtained from a safe Petri net
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Σ by applying a GTI, C be a configuration of Unf Σ and C
u
be a configuration of Unf Σu . Then:
1) The set ψ(Cu)
df
= {e ∈ Cu | hΣu (e) 6= u} is a configu-
ration of Unf Σ.
2) There exists a unique configuration ϕ(C) of Unf Σu none
of whose causally maximal events is u-labelled and such
that ψ(ϕ(C)) = C. Moreover, there are at most two
configurations in Unf Σu , ϕ(C) and ϕ(C)⊕eu, where eu
is u-labelled, such that ψ(ϕ(C)) = ψ(ϕ(C ⊕ eu)) = C.
The latter configuration, if it exists, is denoted by ϕ(C);
otherwise ϕ(C)
df
= ϕ(C).
3) Either ϕ(ψ(Cu)) = Cu or ϕ(ψ(Cu)) ⊕ eu = C
u, and
either ϕ(ψ(Cu)) = Cu or ϕ(ψ(Cu)) = Cu ⊕ eu, for
some instance eu of u.
4) If C is local then ϕ(C) is local.
Note that in general, if C is local then ϕ(C) is not neces-
sarily local, and if Cu is local then ψ(Cu) is not necessarily
local.
Definition 13 (Cutting context Θu). Let Σ be a Petri net and
Θ =
(
≈mar , ⊳ ,
{
Ce
}
e∈EUnfΣ
)
be the cutting context with which the canonical prefix Pref ΘΣ
was built. Then the cutting context Θu is defined as
Θu =
(
≈umar , ⊳
u ,
{
Cue
}
e∈EUnf
Σu
)
,
where
• C ′ ≈umar C
′′ iff MrkΣu(C
′) = MrkΣu(C
′′), for any
configurations C ′ and C ′′ of Unf Σu ;
• C ′ ⊳u C ′′ iff either ψ(C ′)⊳ ψ(C ′′) or ψ(C ′) = ψ(C ′′)
and #uC
′ < #uC
′′, for any configurations C ′ and C ′′
of Unf Σu ;
• Cue
df
= ∅ if hΣu (e) = u and C
u
e
df
= {ϕ(C) | C ∈ Ce} if
hΣu (e) 6= u. ♦
To prove that this is indeed a cutting context, it is enough
to show that ⊳u is an adequate order on the configurations of
Unf Σu . (Note that ≈
u
mar is the standard equivalence of final
markings on the configurations of Unf Σu .)
Proposition 14 (Adequacy of ⊳u). Let Σu be the Petri net
obtained from a safe Petri net Σ by a GTI S֌|։D and ⊳ be
an adequate order on the configurations of Unf Σ. Then ⊳
u is
an adequate order on the configurations of Unf Σu . Moreover,
⊳u is total if ⊳ is total.
Proof: It is trivial to show that ⊳u is a strict well-founded
order refining ⊂. Hence, to prove that ⊳u is an adequate order
it remains to show that ⊳u is preserved by finite extensions,
i.e. if C ′ ≈umar C
′′ and C ′ ⊳u C ′′ then for any finite suffix
E′′ of C ′′, C ′ ⊕ E′ ⊳u C ′′ ⊕ E′′ for some finite suffix E′
of C ′ such that C ′ ⊕ E′ ≈umar C
′′ ⊕ E′′. Moreover, it is
enough to show this in the case when E′′ is a singleton {e′′};
the required property follows then by induction. Furthermore,
one can assume that C ′ ⊳u C ′′ holds due to ψ(C ′)⊳ ψ(C ′′)
(*), as in the alternative case ψ(C ′) = ψ(C ′′) and #uC
′ <
#uC
′′, i.e. C ′′ can be obtained by extending C ′ by a single
u-labelled event, contradicting C ′ ≈umar C
′′. Below two cases
are considered:
hΣu (e
′′) 6= u Then ψ(C ′′ ⊕ e′′) = ψ(C ′′) ⊕ e′′. Due to (*)
there exists a finite suffix Eˆ′ such that ψ(C ′)⊕ Eˆ′ ≈mar
ψ(C ′′) ⊕ e′′ and ψ(C ′) ⊕ Eˆ′ ⊳ ψ(C ′′) ⊕ e′′ (due to ⊳
being an adequate order and hence preserved by finite
extensions). Let E′
df
= ϕ(ψ(C ′)⊕ Eˆ′) \ C ′. One can see
that E′ is a suffix of C ′ such that C ′⊕E′ ≈umar C
′′⊕e′′
and C ′⊕E′⊳uC ′′⊕ e′′, as ψ(C ′⊕E′) = ψ(C ′)⊕ Eˆ′⊳
ψ(C ′′)⊕ e′′ = ψ(C ′′⊕ e′′), and so the required property
holds.
hΣu (e
′′) = u Due to C ′ ≈umar C
′′ and safeness of Σu, there
is a unique event e′ corresponding to u by which C ′
can be extended. Moreover, ψ(C ′′ ⊕ e′′) = ψ(C ′′) and
ψ(C ′ ⊕ e′) = ψ(C ′) as e′′ and e′ are u-labelled, and so
ψ(C ′ ⊕ e′) = ψ(C ′)⊳ ψ(C ′′) = ψ(C ′′ ⊕ e′′) by (*), i.e.
the required property holds.
Hence, ⊳u is an adequate order.
What remains to show is that if ⊳ is total then ⊳u is
total as well. For the sake of contradiction, suppose there
are two distinct configurations C ′ and C ′′ in the unfolding
of Σu that are unordered by ⊳u. Since ⊳ is total, this is
only possible when ψ(C ′) = ψ(C ′′) and #uC
′ = #uC
′′.
The former equality implies that one of these configurations
can be obtained from the other by extending it by a single u-
labelled event, but this contradicts the second equality. Hence
⊳u is total whenever ⊳ is.
The following proposition states the correctness of Alg. 11,
i.e. that the computed object Pref
alg
Σu coincides with Pref
Θu
Σu .
Note that in this result it is essential that the GTI is conserva-
tive (with ˜ computed for Pref ΘΣ); otherwise the final mark-
ings of the cut-off events of Pref
alg
Σu and their corresponding
configurations might differ.
Proposition 15 (Correctness of Alg. 11). Let Σ be a safe
Petri net and Pref ΘΣ be its canonical w.r.t. a cutting context
Θ prefix. If the Petri net Σu is obtained from Σ by applying a
conservative GTI S֌|։D then the object Pref algΣu computed
by Alg. 11 coincides with Pref Θ
u
Σu .
Proof:
Claim 1: The object Pref
alg
Σu produced by Alg. 11 is a
branching process of Σu.
One can check that Pref
alg
Σu is an occurrence net, i.e.
• it is acyclic (follows from the acyclicity of the original
prefix and the fact that all the additional paths created in
Step 3 are consistent with causality due to the condition
[•X]Σ ⊂ [ed]Σ);
• for every condition b ∈ B, |•b| ≤ 1 (the algorithm
does not change the presets of existing conditions, and
the newly added conditions have presets which are either
empty or singletons);
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• no x ∈ B ∪ E is in self-conflict (the only possibility
for violating this condition would be after completing
Step 3 of the algorithm; however, (i) the new elements
created at this step cannot be in self-conflict as this would
imply that some elements of the co-set X are in conflict;
and (ii) since the events ed consuming the condition cpd
were already in conflict in the original prefix due to the
safeness of Σ, no new conflicts are created at this step,
and so the causal successors of the inserted nodes are not
in self-conflict);
• for each x ∈ B ∪ E there are finitely many x′ ∈ B ∪ E
such that x′ ≺ x (trivial, as the produced object is a finite
DAG).
Furthermore, its labelling hΣu is a homomorphism from it to
Σu, i.e.
• hΣu (B) ⊆ PΣu and hΣu (E) ⊆ TΣu (trivial);
• for all e ∈ E, the restriction of hΣu to
•e is a bijection
between •e and hΣu (
•e) (the only potential problem here
is that the preset of some instance ed of some d ∈ D at
Step 3 might be left un-updated; however, this is impos-
sible, as by Prop. 10, Σ and Σu are weakly bisimilar,
and so one can always find a configuration C ⊂ [ed]Σ of
the original prefix Pref ΘΣ such that [ed]Σ \C contains no
instances of d other than ed and either hΣu (max≺ C) =
S or hΣu (max≺ C) = {s ∈ S | s is unmarked} and
hΣu (C) ∩D = ∅, i.e. C can be extended by an instance
eu of u, and the preset of ed will be extended by one of
the conditions in e•u);
• for all e ∈ E, the restriction of hΣu to e
• is a bijection
between e• and hΣu (e
•) (trivial);
• the restriction of hΣu to Min(Pref
alg
Σu ) is a bijection
between Min(Pref algΣu ) and MΣu , i.e. the minimal con-
ditions correspond to the initial marking (trivial);
• for all e, f ∈ E, if •e = •f and hΣu (e) = hΣu (f) then
e = f , i.e. there is no redundancy (trivial).
Hence Pref
alg
Σu is a branching process of Σ
u.
Claim 2: If e is a cut-off event of Pref algΣu with a cor-
responding configuration Ce then e is causally maximal,
Ce ≈umar [e]Σu , C
e ⊳u [e]Σu and C
e ∈ Cue . Moreover,
Pref
alg
Σu cannot be extended without consuming a post-cut-off
condition.
The maximality of e is trivial, as the algorithm does not
insert any events after cut-offs. Ce ⊳u [e]Σu follows from
ψ(Ce) ⊳ ψ([e]Σu) due to e being a cut-off event of Pref
Θ
Σ .
Furthermore, Ce ∈ Cue as hΣu (e) 6= u and C
e = ϕ(C) for
some configuration C ∈ Ce of Pref
Θ
Σ (see Step 4 of the
algorithm).
Since e was a cut-off event of Pref ΘΣ , ψ(C
e) ≈mar [e]Σ,
and so it remains to show that the final markings of Ce and
[e]Σ coincide for the newly inserted places, i.e. Mrk
p
Σu(C
e) =
Mrk
p
Σu([e]Σu) for all p ∈ {ps | s ∈ S} ∪ {pd | d ∈
D} = •u ∪ u•. Due to the conservativeness of S֌|։D
and Def. 6(3), the following holds for each d ∈ D: for each
unmarked source s ∈ S
#s[e]Σ −#d[e]Σ = #sψ(C
e)−#dψ(C
e), (∗)
and for each marked source s ∈ S
#d[e]Σ −#s[e]Σ = #dψ(C
e)−#sψ(C
e).
In the latter case both sides of the equation can be multiplied
by -1, and so (*) holds for all s ∈ S, d ∈ D. Since u /∈ S∪D,
(*) can be re-written as
#s[e]Σu −#d[e]Σu = #sC
e −#dC
e. (∗∗)
The marking equation [11] for the places ps and pd and the
run represented by the configuration [e]Σu is as follows:
Mrk
ps
Σu([e]Σu) =MΣu(ps) + #s[e]Σu −#u[e]Σu
Mrk
pd
Σu([e]Σu) = #u[e]Σu −#d[e]Σu
The result of adding these equations is:
Mrk
ps
Σu([e]Σu) +Mrk
pd
Σu([e]Σu) =
MΣu(ps) + (#s[e]Σu −#d[e]Σu).
Similarly, for the run represented by the configuration Ce, one
can get
Mrk
ps
Σu(C
e) +MrkpdΣu(C
e) =
MΣu(ps) + (#sC
e −#dC
e),
and so by (**)
Mrk
ps
Σu([e]Σu) +Mrk
pd
Σu([e]Σu) =
Mrk
ps
Σu(C
e) +MrkpdΣu(C
e).
(∗∗∗)
For the sake of contradiction, suppose Mrk
ps
Σu([e]Σu) 6=
Mrk
ps
Σu(C
e) for some s ∈ S. The following two cases are
then considered:
• Mrk
ps
Σu([e]Σu) = 0 and Mrk
ps
Σu(C
e) = 1; then by (***)
and safeness of Σu, MrkpdΣu([e]Σu) = 1 for all d ∈ D, i.e.
some u-labelled event in [e]Σu is maximal; however, this
is impossible, as e is the only maximal event in [e]Σu ,
and it cannot be u-labelled as it was present already in
Pref ΘΣ .
• Mrk
ps
Σu([e]Σu) = 1 and Mrk
ps
Σu(C
e) = 0; then by (***)
and safeness of Σu, MrkpdΣu(C
e) = 1 for all d ∈ D, i.e.
some u-labelled event in Ce is maximal; however, this
is impossible, as Ce is the result of applying ϕ to some
configuration of Pref ΘΣ (see Step 4 of the algorithm).
Hence Mrk
ps
Σu([e]Σu) = Mrk
ps
Σu(C
e) for all s ∈ S. Then, by
(***), Mrk
pd
Σu([e]Σu) = Mrk
pd
Σu(C
e) for all d ∈ D, and so
Ce ≈umar [e]Σu .
What remains to show is that Pref
alg
Σu cannot be extended
without consuming a post-cut-off condition. To the contrary,
suppose some configuration C of Pref algΣu containing no cut-
off events can be extended by some event e. If hΣu (e) 6= u
then ψ(C) can be extended by e as well, contradicting the
completeness of Pref ΘΣ . If hΣu (e) = u then Step 3 of the
algorithm would have added e to the prefix, a contradiction.
By Claim 1, Pref
alg
Σu is a branching process, and what
remains to show is that Pref
alg
Σu and Pref
Θu
Σu coincide, i.e.
(i) e is an event of Pref algΣu iff e is an event of Pref
Θu
Σu ; and
(ii) e is cut-off in Pref algΣu iff e is cut-off in Pref
Θu
Σu .
Since ⊳u is an adequate order (Prop. 14), it is well-founded,
and so one can use Noetherian induction on ⊳u. That is,
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(i)&(ii) are proved assuming that (i)&(ii) holds for every f⊳ue
(note that Noetherian induction does not require the base case).
Suppose e is in one of Pref algΣu , Pref
Θu
Σu , but not in the other.
Then, due to Claim 2 and the completeness of Pref Θ
u
Σu , e is a
post-cut-off event in one of them, but not in the other, i.e. there
exists an event f ⊳u e which is cut-off in one of them, but
not in the other, which contradicts the induction hypothesis.
Hence (i) holds.
Now suppose e is in both branching processes and it is cut-
off with a corresponding configuration Ce in one of them, but
not cut-off in the other. Due to the induction hypothesis, all
the events in Ce ⊳u [e]Σu are neither cut-off nor post-cut-off
in both branching processes. In what follows, the following
two cases are considered.
First, suppose e is cut-off in Pref algΣu but not in Pref
Θu
Σu .
Since the algorithm never declares a u-labelled event cut-
off in Pref
alg
Σu , hΣu (e) 6= u, and so e was a cut-off event
in Pref ΘΣ with a corresponding configuration ψ(C
e). By
Claim 2, e satisfies the criteria of a cut-off event in Pref Θ
u
Σu
with a corresponding configuration Ce, i.e. Ce ≈umar [e]Σu ,
Ce ⊳u [e]Σu and C
e ∈ Cue , a contradiction.
Second, suppose e is cut-off in Pref Θ
u
Σu but not in Pref
alg
Σu ,
i.e. Ce ≈umar [e]Σu , C
e⊳u[e]Σu and C
e ∈ Cue . Since hΣu (e) 6=
u (as otherwise Cue
df
= ∅ and so e cannot be cut-off in Pref Θ
u
Σu ),
e was a cut-off in Pref ΘΣ with a corresponding configuration
ψ(Ce), because
• Ce ≈umar [e]Σu implies ψ(C
e) ≈mar [e]Σ;
• Ce⊳u [e]Σu implies either ψ(C
e)⊳[e]Σ or ψ(C
e) = [e]Σ,
but the latter is impossible as hΣu (e) 6= u;
• ψ(Ce) ∈ Ce as hΣu (e) 6= u.
Hence, the algorithm would have left e as a cut-off in Pref algΣu ,
a contradiction.
Hence (ii) also holds, which completes the proof.
VII. COMPUTING USEFUL GTIS
As was already mentioned at the end of Sect. IV, there are
relatively few possible sequential and concurrent insertions,
which makes it unlikely that insertions needed for logic
decomposition exist. In contrast, in highly concurrent Petri
nets the number of possible valid GTIs is usually exponential
in the size of the net, and so there is a good chance that
a suitable GTI can be found. On the flipside, though, it is
no longer practical to enumerate all GTIs due to their large
number. Hence, a method is needed that would allow one to
reduce the number of GTIs that have to be considered, i.e.
generate only potentially useful GTIs. Of course, which GTIs
are useful depends on the application; however, there are some
general techniques which can help here.
The purpose of this section is to demonstrate how poten-
tially useful for logic decomposition of asynchronous circuits
GTIs can be derived. The computation is performed in two
steps. First, the possible sources are computed; this step is
application specific, though the idea of using the incremental
SAT for this is likely to be useful for other applications. Then,
for a given set of sources, the possible destinations are com-
puted; this step is relatively independent on the application.
Computing sources
In logic decomposition, given a Boolean expression imple-
menting some local signal, its sub-expression E is selected,
and a new internal signal is added in such a way that its
implementation is E . For this, several transitions of this signal
have to be inserted into the STG. It turns out that such
insertions have to be performed at the positions where E
changes its value, cf. Fig. 3.
On the unfolding prefix, such a position can be formalised
as a configuration C with each of its maximal events e labelled
by a transition of some signal in the support of E , and such that
the values of E at the final states of C\{e} and C are different.
This problem can be reduced to SAT and solved using an
efficient off-the-shelf solver. Note that all such positions have
to be computed, and so after one solution is returned by the
solver, a new clause is added that rules out all the solutions for
which the transitions corresponding to the causally maximal
events of C are the same. Then the solver is executed again,
giving another solution, and the process is continued until the
added clauses make the SAT instance unsatisfiable. Note that
many existing SAT solvers can take advantage of the similarity
of this family of SAT instances (the technique that is called
incremental SAT).
By considering all the computed configurations (more pre-
cisely, the transitions corresponding to their causally maximal
events), the possible sets of transitions that can be used as
sources of GTIs are obtained.
Computing destinations
The approach for computing sources described above yields
several sets of transitions, and for each such a set S 6= ∅, one
now has to compute all sets D 6= ∅ such that S֌|։D is a
valid GTI (only conservative GTIs are considered, which is
a minor restriction in practice due to Prop. 8). Furthermore,
the following minimality property is assumed: for all distinct
s, s′ ∈ S, s ˜6 s′, as otherwise s can be removed from S
without any change in the resulting behaviour. This property
is already guaranteed for the sources produced by the above
approach, as the maximal events of any configuration are
concurrent with each other and hence the corresponding tran-
sitions cannot be locked; for any other approach, this property
can easily be enforced by removing some transitions from S.
Given such a set S, one can compute the transitions locked
with each s ∈ S:
LS
df
= {d | ∀s ∈ S : s ˜ d ∨ d ˜ s}.
According to Def. 9, only such transitions can be in D,
i.e. D ⊆ LS . The binary compatibility relation ⊲⊳ on LS
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introduced below specifies which transitions in LS can be
in the same set D. One of the requirements is the consistent
locking with sources (see Def. 9), and the other requirement is
the following minimality condition similar to that formulated
above for sources: for all distinct transitions d and d′, d ˜6 d′,
as otherwise d′ can be removed from the destinations without
any change in the resulting behaviour.
Definition 16 (Compatibility relation ⊲⊳). The compatibility
relation ⊲⊳ on the set of transitions LS is defined as follows.
Let t′, t′′ ∈ LS be a pair of distinct transitions. Then t
′ ⊲⊳ t′′
holds iff
• for each s ∈ S, (t′ ˜ s ∧ t′′ ˜ s) ∨ (s ˜ t′ ∧ s ˜ t′′); and
• t′ ˜6 t′′ ∧ t′′ ˜6 t′. ♦
The compatibility relation can be viewed as a graph with the
vertex set LS and the edges given by ⊲⊳. Now, any non-empty
clique (including non-maximal ones) D in this graph forms a
valid set of destinations, i.e. S֌|։D is a valid conservative
GTI. Hence, it is enough to enumerate all non-empty cliques
and generate the corresponding GTIs.
Note that in practice further restrictions specific to the
application domain can be incorporated into the definitions
of LS and ⊲⊳ in order to reduce the size of the graph. For
example, in logic decomposition the newly inserted transitions
always correspond to internal signals, and as such must never
‘trigger’ an input transition (note that the inputs are controlled
by the environment, which does not ‘see’ internal transitions
and so cannot wait for them to occur); hence all the input
transitions should be removed from LS before building the
compatibility relation ⊲⊳.
Furthermore, if the number of cliques is still too large,
the process of their enumeration can be stopped at any time,
and one can continue to work with the curtailed set of
transformations, especially if the enumeration is implemented
in such a way that the most useful (e.g. smallest or largest)
cliques are produced first.
A. Commutative and Equivalent transformations
This section is finished with the explanation how to check
whether a transformation commutes with a GTI and whether
a transformation is equivalent to a GTI (see Sect. IV for
definitions). This will complete the discussion concerning the
computational aspects related to GTIs.
It is rather obvious that a GTI commutes with other GTIs
(including itself) and with any of the transformations described
in Sect. IV. Concerning equivalence, one can observe that:
• Two GTIs S֌|։D and S′֌|։D′ are equivalent iff
S = S′ and D = D′ (note that the notion of equivalence
is structural rather than behavioural.) Furthermore, one
can reduce the number of behaviourally equivalent GTIs
by imposing the minimality condition on their sources
and destinations, as described above.
• Though a GTI S֌|։D cannot be structurally equivalent
to a sequential pre-insertion S′ ≀ t, it still makes sense to
regard them equivalent if S = •S′ and D = {t}, as they
are behaviourally equivalent in such a case.
• Similarly, though a GTI S֌|։D cannot be structurally
equivalent to a sequential post-insertion t≀S′, it still makes
sense to regard them equivalent if S = {t} and D = S′•,
as they are behaviourally equivalent in such a case.
• A GTI S֌|։D is equivalent to a concurrent insertion
t′n|−→t′′ iff S = {t′} and D = {t′}. Hence, in practice it
makes sense to impose an additional constraint |S∪D| >
2 to avoid generating a GTI that is equivalent to some
concurrent insertion.
VIII. CONCLUSIONS
In this paper, a new type of transition insertions has
been proposed, and the corresponding theory and a suit
of algorithms have been developed to integrate it into the
transformation framework developed in [5]. In particular, the
contributions include:
• A method for computing the approximated lock relation
˜ using a complete unfolding prefix (Def. 6). This
approximation is always conservative (Prop. 7), and exact
in the practical case of a live Petri net (Prop. 8).
• A new kind of transition insertion, called generalised
transition insertion (Def. 9). This transformation pre-
serves safeness and yields a weakly bisimilar Petri net
(Prop. 10).
• An algorithm for efficient conversion of a given canonical
prefix of a Petri net into a canonical prefix of the Petri
net obtained by applying a conservative GTI (Alg. 11),
avoiding thus (expensive) re-unfolding. Interestingly, a
different cutting context has to be used for the resulting
prefix (Prop. 15). (In general, re-unfolding the modified
Petri net with the original cutting context can yield a
very different prefix from that returned by Alg. 11.) As
an auxiliary result, the correspondence between the con-
figurations of the unfoldings of the original and modified
Petri nets was established (Prop. 12).
An additional advantage of this approach (besides avoid-
ing re-unfolding) is that it yields a prefix very similar
to the original one, which is useful for visualisation and
allows one to transfer some information from the original
prefix to the modified one (e.g. [6] used this feature, albeit
for the transformations explained in Sect. IV, to transfer
the yet unresolved encoding conflicts into the new prefix,
avoiding thus re-computing them from scratch).
• Since the number of all possible GTIs grows exponen-
tially with the size of the Petri net, their straightforward
enumeration is impractical. Hence, a method for comput-
ing only potentially useful GTIs in the context of logic
decomposition was developed (Sect. VII); however, some
parts of this method (viz. computing possible destination
V. KHOMENKO: A NEW TYPE OF BEHAVIOUR-PRESERVING TRANSITION INSERTIONS IN UNFOLDING PREFIXES 15
for the given set of sources) are relatively independent
on the application domain. This method is complemented
with the commutativity and equivalence results for GTIs
(end of Sect. VII).
These contributions form a complete framework for efficient
use of GTIs together with the transformations developed
earlier (see Sect. IV).
Currently, the developed theory is applied to logic decom-
position of asynchronous circuits (though it is quite generic).
In future work, it would be interesting to integrate further
transformations into the developed framework.
REFERENCES
[1] T.-A. Chu, “Synthesis of self-timed VLSI circuits from graph-theoretic
specifications,” Ph.D. dissertation, Lab. for Comp. Sci., MIT, 1987.
[2] J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Ya-
kovlev, Logic Synthesis of Asynchronous Controllers and Interfaces.
Springer-Verlag, 2002.
[3] A. Yakovlev, L. Lavagno, and A. Sangiovanni-Vincentelli, “A unified
signal transition graph model for asynchronous control circuit synthesis,”
FMSD, vol. 9, no. 3, pp. 139–188, 1996.
[4] L. Rosenblum and A. Yakovlev, “Signal graphs: from self-timed to timed
ones,” in Proc. Int. Workshop on Timed Petri Nets. IEEE Comp. Soc.
Press, 1985, pp. 199–206.
[5] V. Khomenko, “Behaviour-preserving transition insertions in unfolding
prefixes,” in Proc. ATPN’07, ser. LNCS, vol. 4546. Springer-Verlag,
2007, pp. 204–222.
[6] ——, “Efficient automatic resolution of encoding conflicts using STG
unfoldings,” IEEE Trans. VLSI Syst., no. 17, pp. 855–868, 2009, special
section on asynchronous circuits and systems.
[7] J. Engelfriet, “Branching processes of Petri nets,” Acta Informatica,
vol. 28, pp. 575–591, 1991.
[8] J. Esparza, S. Ro¨mer, and W. Vogler, “An improvement of McMillan’s
unfolding algorithm,” FMSD, vol. 20, no. 3, pp. 285–310, 2002.
[9] V. Khomenko, “Model checking based on prefixes of Petri net unfold-
ings,” Ph.D. dissertation, School of Comp. Sci., Newcastle Univ., 2003.
[10] V. Khomenko, M. Koutny, and V. Vogler, “Canonical prefixes of Petri
net unfoldings,” Acta Informatica, no. 40, pp. 95–118, 2003.
[11] T. Murata, “Petri nets: Properties, analysis and applications,” Proc. of
the IEEE, vol. 77, no. 4, pp. 541–580, 1989.
[12] P. Cohn, Universal Algebra, 2nd ed. Reidel, 1981.
[13] “International Technology Roadmap for Semiconductors: Design,” 2007,
URL: http://www.itrs.net/Links/2007ITRS/
2007_Chapters/2007_Design.pdf.
[14] D. Muller and W. Bartky, “A theory of asynchronous circuits,” in Proc.
Int. Symp. of the Theory of Switching, 1959, pp. 204–243.
[15] A. Martin, “The limitations to delay-insensitivity in asynchronous cir-
cuits,” in Proc. 6 th MIT Conf. on Advanced Research in VLSI. MIT
Press, 1990, pp. 263–278.
[16] V. Varshavsky, Ed., Self-Timed Control of Concurrent Processes. Klu-
wer Academic Publishers, 1990, translated from Russian, published by
Nauka, Moscow, 1986.
[17] P. Vanbekbergen, F. Catthoor, G. Goossens, and H. De Man, “Opti-
mized synthesis of asynchronous control circuits from graph-theoretic
specifications,” in Proc. ICCAD’90. IEEE Comp. Soc. Press, 1990, pp.
184–187.
[18] W. Vogler and R. Wollowski, “Decomposition in asynchronous circuit
design,” Inst. fu¨r Informatik, Univ. Augsburg, Tech. Rep. 2002-05, 2002.
